Author : E. Sujatha 1
Date of Publication :7th March 2017
Abstract: Long Term Evolution-Advanced (LTE-A) targets the peak data rates in surplus of 3Gbps for present and next generation wireless communication systems. Turbo coding, the stated channel coding scheme in 3rd Generation Partnership Project (3GPP) LTE standard, is an advanced forward error correction coding to achieve higher throughput of advanced wireless communication technologies. To support the peak throughputs, parallel turbo decoding procedure has become a necessity and the corresponding VLSI implementation is extremely challenging task to the design engineers. The higher throughput applications require higher parallelism of turbo decoder design; which results in increased hardware complexity, major source of power consumption and silicon area. This paper addresses the design and implementation aspects of different parallel turbo decoders, which meet peak data rates of 3GPP LTE and LTE-Advanced standards, where throughput, power consumption, silicon area and latency are the most decisive cost factors.
Reference :
-
- Berrou C., Glavieux A., Thitimajshima P.: ‗Near Shannon Limit Error Correcting Coding And Decoding: Turbo Codes‘.Proc. Int. Conf. Communications, Pp. 1064–1070, May 1993
- C. Berrou and A. Glavieux, ―Near Optimum Error Correcting Coding and Decoding: Turbo-codes,‖ IEEE Trans. Commun.,vol. 44, pp. 1261–1271, Oct 1996.
- J. Hagenauer and L. Papke, ―Decoding turbo codes with the soft output Viterbi algorithm (SOVA),‖ in proc. IEEE Int. Symp. Information Theory(ISIT‘94), June 1994, pp.164.
- L.R. Bahl, J. Cocke, F.Jelinek and J. Raviv, ― Optimal decoding of linear codes for minimizing symbol error rate,‖ IEEE Trans. Inf. Theory, vol. IT-20, no. 2, pp. 284-287, Mar. 1974.
- Y. Tong, T. H. Yeap and J. Y. Chouinard ―VHDL implementation of a Turbo decoder with log-Map based iterative decoding,‖ IEEE Trans. Instrum. Meas., vol. 53, pp.1268-1278, 2004.
- S.Belfanti, C. Roth, M. Gautschi, C. Benkeser and Q.Huang, ―A 1 Gbps LTE-Advanced Turbo decoder ASIC in 65nm CMOS,‖ Proc. Symp. VLSI Circuits(VLSIC), Kyoto, Japan, June 2013, pp. C.284-C287.