Open Access Journal

ISSN : 2394-2320 (Online)

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Monthly Journal for Computer Science and Engineering

Open Access Journal

International Journal of Engineering Research in Electrical and Electronic Engineering(IJEREEE)

Monthly Journal for Electrical and Electronic Engineering

ISSN : 2395-2717 (Online)

Design of Low Drop Out voltage regulator for low power applications

Author : Amar Patil 1 S L Gangadharaiah 2

Date of Publication :7th August 2017

Abstract: As the technology is being scaled down leakage power is becoming an important contributing factor in total power dissipation in the circuit. So in the portable devices such as cell phones, laptops emphasis has to be given to reduce power consumption during active as well as standby mode. This paper presents the Design of LDO voltage regulator. This work aims at further reduction in power consumption and drop out voltage using Floating gate pass transistor. A comparison of different Low Drop out regulator using various pass transistor logic is proposed and the Designed LDO shows a reduction of drop out voltage of 15.38% in the circuit. This circuit is simulated in 180nm CMOS Technology.

Reference :

    1. A. C. Low and P. Hasler, “Basics of floating-gate lowdropout voltage regulator,” in IEEE Proc. Midwest Symp. Circuits Syst., Aug. 2000.
    2. S. S. Chong and P. K. Chan, “A 0.9-uA quiescent current output-capacitorless LDO regulator with adaptive power transistors in 65-nm CMOS,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 60, no. 4, pp. 1072– 1081, 2013.
    3. A. Basu, S. Brink, C. Schlottmann, S. Ramakrishnan, C. Petre, S. Koziol, F. Baskaya, C. M. Twigg, and P. Hasler, “A floating-gate-based field- programmable analog array,” IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1781–1794, 2010.
    4.  Y. I. Kim and S. S. Lee, “A capacitorless LDO regulator with fast feedback technique and low-quiescent current error amplifier,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 60, no. 6, pp. 326–330, 2013.
    5. V. Srinivasan, G. J. Serrano, C. M. Twigg, and P. Hasler, “A floating-gate- based programmable CMOS reference,” IEEE J. Solid-State Circuits, vol. 55, no. 11, pp. 3448–3456, 2008.
    6.  J. Torres, M. El-Nozahi, A. Amer, S. Gopalraju, R. Abdullah, and K. Entesari, “Low drop-out voltage regulators: Capacitor-less architecture comparison,” IEEE Circuits Syst. Mag., vol. 14, no. 2, pp. 6–26, 2014.

Recent Article