Author : Neha Sharan 1
Date of Publication :7th November 2015
Abstract: This paper presents the design and power comparison of charge-recovering adiabatic full adder circuits and CMOS logic based full adder circuit. The low-voltage Adiabatic Logic circuits have been designed for low-voltage, low-power dissipation and high-frequency operation. A comparative analysis was performed in which logic gates were constructed using adiabatic logic. A layout-based simulation was then performed to verify the operation. Simulation results have shown that the adiabatic logic family is suitable for low voltage operation below 0.18?m CMOS technology. Full adder circuitries are vital mechanisms in applications such as micro processors and microcontrollers. Along with the fundamental addition, full adders are used in performing other useful arithmetic operations such as multiplication, division, subtraction, address calculation, etc. In this paper conservative complementary metal oxide semiconductor (CMOS) and adiabatic adder circuits (PFAL, TGAL) are characterized in terms of leakage power, process variations, temperature variations and transistor count using 0.18?m CMOS technology.
- Gahlot M., Sharan N., Sharma D., “Comparative Analysis of Power Dissipation for CMOS Inverter and Adiabatic Inverter”, International Conference on Advances in Electrical, Power Control, Electronics Engineering and Applied Communication Technology (EPEACT – 2015) Volume2, January-March(2015) pp. 215-218.
- Y. Sunil Gavaskar Reddy and V.V.G.S.Rajendra Prasad, Power comparison of CMOS and adiabatic Full adder circuits.
- S.Kang and Y.Leblebici, CMOS Digital Integrated Circuits - Analysis and Design, McGraw-Hill (2003).
- Gaurav Singh, Ravi Kumar, Manoj Kumar Sharma, Comparative Analysis Of Conventional Cmos And Energy Efficient Adiabatic Logic Circuits, International Journal of Emerging Technology and Advanced Engineering (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 9, September 2013).
- Hamid Mahmoodi-Meimand, Ali Afzali-Kusha, Mehrdad Nourani, Efficiency of Adiabatic Logic for Low-Power.
- Antonio Blotti and Roberto Saletti, Ultralow-Power Adiabatic Circuit Semi-Custom Design, IEEE Transactions On Very Large Scale Integration (VLSI)