1. 1. M. Kathirvelu, T. Manigandam, “Design of low power, High speed FIR Filter with optimized PDP Adders and Flip-Flops for DSP Applications”, European Journal of Scientific Research ISSN 1450-216X Vol. 76 No.2 (2012), pp 214-225
   2.  “CMOS Full-Adders for Energy-Efficient Arithmetic Applications”, of Mariano Aguirre- Hernandez and Monico Linares-Aranda. IEEE Transactions on very large scale integration (VLSI) systems, Vol. 19 No. 04, April 2011.
   3.  Hosseinghadiry.M, Mohammadi.H, Nadisenejani.M " Two New low power High Performance Full adders with minimum gates" International journal of Electronics, Circuits and System, vol 3 ,No2 2009. pp. 124 - 131.
   4. Yingtao Jiang, Abdulkarim AI - Sheraidah, Yuke Wang, Edwin Sha,and Jin-Gyun Chung, 2010, " A novel multiplxer based low power full adder" IEEE transaction on circuits and systems - II Express Briefs, Vol52, No 7 `pp- 55-61.
   5. Zaid Al-bayati , Bassam Jamil Mohd, Sahel Alouneh Low power Wallace multiplier design based on wide counters International Journal of Circuit Theory and Applications MAY 2011 issue1 pp 26 - 32.
   6. Weste N. and Eshraghian , 1993, "Principles of CMOS VLSI Design:" A System Perspective. MA: AddisonWesley.
   7. Senthilpari .S, "A Low-power and High-performance Radix-4 Multiplier Design Using a Modified Passtransistor Logic Technique" IETE journal of Research, 2011 , Volume 57 Issue 2, PP 149-155
   8. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, A Design Perspective, Prentice Hall, second edition, 2003.
   9. Proakis J.G and Manolakis D.G, Digital Signal Processing - Principles, Algorithms and Applications New Delhi: Prentice-Hall, 2000.
   10. Rajendra M, Patrikar.K,Murali, Li Er Ping, "Thermal distribution calculations for block level placement in embedded systems" Micro electronics Reliability 44(2004) 129- 134.